Name: AVAGO HCPL-0701-500E
Brand: AVAGO
Availability: InStock

产品实拍图

本型号暂无已核对的专属实拍图。为避免图文不符，本页不放同系列近似图；如需实物照片，请联系销售获取本批次实拍。

产品应用与封装尺寸

图纸取自原厂规格书，点击可放大查看原始尺寸标注。

数据来源：原厂规格书引脚图

Selection for lower input current down to 250 μA is footprint area of the standard dual-in-line package. The available upon request. lead profi le is designed to be compatible with standard surface mount processes.
The HCPL-0701 and HCPL-0700 are surface mount devices packaged in an industry standard SOIC-8 footprint. The HCNW139 and HCNW138 are packaged in a widebody encapsulation that provides creep age and
The SOIC-8 does not require “through holes” in a PCB.

超过下表数值可能造成器件永久损坏，设计时请留余量。

参数	符号	最小	最大	单位
Storage Temperature	T	-55	125	°C
Operating Temperature**	T	-40	85	°C
Average Forward Input Current	I		20	mA
Peak Forward Input Current	I		40	mA
Peak Transient Input Current	I		1.0	A
	HCNW139/138		3	V
Input Power Dissipation	P		35	mW
Output Current (Pin 6)	I		60	mA
Output Power Dissipation	P		100	mW
Total Power Dissipation	P		135	mW
	HCNW139/138 260°C for	10 sec., up to	seating plane

数据来源：原厂规格书

参数	符号	值	值2	值3	单位	条件
		8-Pin DIP		Widebody
		(300 Mil)	SO-8	(400 Mil)
Minimum External	L(101)	7.1	4.9	9.6	mm	Measured from input terminals
Air Gap (External						to output terminals, shortest
Clearance)						distance through air.
Minimum External	L(102)	7.4	4.8	10.0	mm	Measured from input terminals
Tracking (External						to output terminals, shortest
Creepage)						distance path along body.
Minimum Internal		0.08	0.08	1.0	mm	Through insulation distance,
Plastic Gap						conductor to conductor, usually
(Internal Clearance)						the direct distance between the
Minimum Internal		NA	NA	4.0	mm	Measured from input terminals
Tracking (Internal						to output terminals, along
Creepage)						internal cavity.
Tracking Resistance	CTI	200	200	200	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa	IIIa	IIIa		Material Group
						(DIN VDE 0110, 1/89, Table 1)
Option 300 - surface	mount classifi cation	is Class A in	accordance	with CECC	00802.

(HCPL-5700/1)Functional DiagramNC 1 8 VTTL, CMOS/CMOS, LSTTL/TTL, CMOS/LSTTL Low input current line receiver

规格书为原厂公开资料，点击在新窗口打开下载。

常备现货、免费送样、支持小批量试产。报出用量与封装要求，当天给报价与交期。